ABSTRACT A single grain boundary dopingless PNPN tunnel field effect transistor (TFET) on recrystallized polycrystalline silicon is studied by varying the position of the grain boundary in the channel. The performance of the proposed device is assessed using 2-D simulations. We establish the prospect of realizing low-cost thin-film recrystallized polycrystalline tunnel FETs with: 1) low OFF-state current and low sub-threshold swing (SS) and 2) an ON-state current similar to that of a comparable single grain boundary poly-silicon thin film transistor (TFT). Our results indicate that the proposed single grain boundary dopingless PNPN TFET could be an ideal substitute for the conventional TFTs making it appropriate for low power display applications as well as the driver circuits.
I. INTRODUCTION
The use of polycrystalline silicon as a channel material has led to the wide spread acceptance of thin film transistors (TFTs) as an important means of realizing low cost transistors required in large area display and 3-D memory systems. To be compatible with highly scaled down CMOS technology, polysilicon TFT channel lengths are being scaled down below 100 nm [1] - [3] in which case a single gate will not be good to provide an efficient electrostatic control of the channel [4] . However, planar polysilicon TFTs suffer from undesirable short channel effects leading to a reduction in threshold voltage, increase in leakage current and high subthreshold swing at room temperature. Therefore, double-gate, tri-gate, pi-gate and gate-all-around (GAA) polysilicon thin-film transistors are aggressively being studied [5] - [10] . Similarly, a low carrier mobility and a large variability in these transistors, due to the random distribution of grain boundaries, is a major concern. This will seriously impact their application in advanced system-on-panel and 3D integrated circuits [10] . Generally, the performance of polysilicon TFTs is expected to be considerably inferior to the bulk silicon transistors based on the past experience with the long-channel polysilicon TFTs. On the contrary, recent poly-Si crystallization breakthroughs, namely excimer laser anneal (ELA) methods such as sequential lateral solidification (SLS), have substantially improved the performance of the LTPS TFTs because it is now possible to make short-channel TFTs (< 100 nm) with a single grain boundary and their location in the channel can be precisely controlled [11] - [17] . These studies indicate that the performance of nanoscale channel TFTs approaches that of bulk silicon transistors [1] . In the recent past, there have been several studies on the short-channel polysilicon TFTs with channel lengths even less than 50 nm [1] - [4] .
To realize a low OFF-state current and steep subthreshold slope in the next generation TFTs, we can no longer depend on carrier transport mechanisms involving the usual injection over the barrier. A better alternative is the tunnel field effect transistor (TFET), in which the band-to-band tunneling on the source side controls the drain current leading to a sub-60 mV/decade subthreshold swing (SS) at room temperature and extremely low OFF-state current [18] - [22] . TFETs are, therefore, ideal candidates for realizing low power circuits in applications such as active matrix liquid crystal displays (AMLCDs).
However, an important deficiency of Si TFETs is their low ON-state current and different approaches have been reported to improve the ON-state current by introducing bandgap modulation [23] - [25] . One way to enhance the ON-state current and to reduce the subthreshold swing in the dopingless TFET is to use a combination of two well-known techniques: (i) hetero-gate dielectric i.e., HfO 2 on the source side and SiO 2 on the drain side [24] and (ii) hetero-gate material i.e., a short low work function metal on the source side (L S ) and a high work function metal on the drain side (L M ) [25] . The combination of these two techniques induces an N + pocket (of length L S ) at the source and channel interface due to energy band modulation, thus giving a PNPN like structure. This PNPN TFET has been shown to exhibit better electrical characteristics compared to a conventional p-i-n TFET [23] , [25] .
In addition, TFETs also exhibit variability in performance as the gate length is reduced due to random dopant fluctuation (RDF) [26] - [30] . This will limit the supply voltage scaling in aggressively scaled down TFETs due to RDF induced fluctuations in threshold voltage [31] . A possible solution to surmount the RDF effects is the use of electrostatic induction of free carriers rather than chemical doping to realize a TFET. Recently, a dopingless TFET without the need for either ion-implantation or diffusion, has been reported [20] in which the P-source and N-drain regions are formed using the charge-plasma concept [32] - [38] . Since the band-to-band tunneling is mostly located in a point-region near the source-channel junction, the low ON-state current is a major problem in the dopingless TFETs [20] just as in the case of the conventional doped TFETs.
Thin film TFETs on multigrain polysilicon have already been demonstrated [39] , [40] . However, they exhibit inferior performance due to the presence of the multiple grain boundaries in the channel region since dangling bonds at the the grain boundaries act as the trapping centers [45] . Free carriers are quickly trapped at the grain boundaries depleting the charge near the grain boundaries. As the traps located at the grain boundaries strongly affect the performance of multi-grain poly-Si TFTs, it is necessary to eliminate the grain boundaries completely or have at the most a single grain boundary with a control over its location in the channel [16] , [17] , [42] - [44] .
The primary objective of this paper is, therefore, to report for the first time, a single grain boundary dopingless PNPN TFET as a prospective contender for thin film transistor applications. To render the TFET extra promising for such applications, we have explored a single grain boundary PNPN TFET rather than the conventional TFET due to the later's low ON-state current. We have varied the position of the single grain boundary across the channel region, and studied the electrical characteristics of the dopingless PNPN TFET (with a hetero-gate-dielectric and hetero-gate-material) using 2D TCAD simulations [41] . We have used the Walker's approach [42] - [44] for simulating the impact of a single grain boundary on the performance of the thin film transistor. We prove that a single grain boundary dopingless PNPN TFET shows enhanced performance compared to a conventional single grain boundary TFT. The insights reported in this paper may pave the way for the development of low cost and low power solutions on glass and non-silicon substrates for future large area display or 3D memory applications using a low thermal budget TFTs. Fig. 1 shows the cross-sectional view of a single grain boundary (a) TFT (b) dopingless PNPN TFET. For these structures, the device parameters used in our simulation are given in Table 1 . As reported in [20] , we have used the metal electrode work functions of 3.9 eV and 5.93 eV, for inducing the "N + " drain and "P + " source, respectively. We have carried out the simulations using Silvaco Atlas, Version 5.19.20.R [41] . The models invoked are: the Fermi-Dirac distribution, the Shockley-Read-Hall (SRH) [20] . To make sure that the simulation models are calibrated accurately, we have also reproduced the current-voltage characteristics of the single grain boundary short channel TFT [43] as has been done in [36] .
II. DEVICE PARAMETERS AND SIMULATION MODELS

III. REPRESENTATION OF THE SINGLE GRAIN BOUNDARY IN THE CHANNEL
The simulation parameters required to represent the 4 nm wide grain boundary in the channel are given in Table 2 . The trapped charges are assumed to be present at the grain boundary and are considered in the Poisson's equation [36] , [42] , [43] . The simulator takes a modified Shockley-Read-Hall (SRH) term in the carrier continuity equations [36] , [41] . We have considered a grain boundary of 4 nm width in the channel. The parameters given in Table 2 are used to represent the following traps at the grain boundary: (a) Two exponential tail bands with a large density of defect states near the conduction band edge (acceptor like traps) and valence band edge (donor like traps) and (b) two deep-level bands (acceptor-like and donor-like) with Gaussian distribution. Fig. 2 shows the distribution of the above traps used in our simulations [36] . It may be pointed out that in a real device, the grain boundary orientation is random in nature. However, in our simulations, we have assumed the orientation of the grain boundary to be perpendicular to the semiconductor surface. Earlier studies too assumed this perpendicular grain boundary orientation for maximum influence on the channel charge transport [36] , [42] , [43] .
IV. RESULTS AND DISCUSSION
The transfer characteristics for the single grain boundary TFT and single grain boundary dopingless PNPN TFET are shown in Fig. 3(a) and (b), respectively, with different grain boundary positions (X GB ) from the source-channel junction.
In the case of the single grain boundary TFT, we observe that as the grain boundary is moved within the channel from the source to the drain, the drain current does not change significantly in the ON-state (V GS = V DS = 1 V). However, the OFF-state (V GS = 0 V and V DS = 1 V) current changes considerably with the position of the grain boundary. The field-enhanced generation mechanisms and the grain boundary trap density substantially affect the leakage current [45] . The subthreshold slope too deteriorates when the grain boundary is located on the source side since the conduction mechanism in a TFT is controlled by thermoionic injection. On the other hand, for the single grain boundary dopingless PNPN TFET, the OFF-state current is the lowest when the grain boundary is located in the center of the channel. The OFF-state current, however, increases when the grain boundary is either on the source side or the drain side due to the large electric field in these regions and the consequent field enhanced generation. The ON-state current of the single grain boundary dopingless PNPN TFET is also affected when the grain boundary is moved in the channel as shown in Fig. 3(b) . When the grain boundary is located in the middle of the channel (X GB = 22 nm), the ON-state current is lower compared to when it is located at the source-channel interface (X GB = 0 nm) (Fig. 3(c) ). The ON-state current further decreases when the grain boundary is moved towards the drain. This decrease in ON-state current can be understood from the energy band profiles of the single grain boundary dopingless PNPN TFET shown in Fig. 4 which shows a potential barrier associated with the grain boundary at X GB = 22 nm leading to a reduction in the ON-state current. When the grain boundary is shifted towards the drain (X GB = 46 nm), the potential barrier height in the ON-state further increases causing an additional reduction in the ON-state current as shown in Fig. 3(b) . These results clearly demonstrate how the location of the grain boundary in the channel of the single grain boundary dopingless PNPN TFET affects both the ON-state and OFF-state currents. position from the source-channel junction. It is clear from Fig. 5(a) that the ON-state current is affected when the grain boundary is moved in the channel from the source side to the drain side. However, the OFF-state current is least affected when the grain boundary is located anywhere in the channel but not close to either the source-channel or the drain-channel junction. The ON-state current decreases monotonically as the grain boundary moves away from the source-channel junction towards the drain-channel junction. This is due to the increase in the potential barrier height, associated with the grain boundary in the ON-state, as the grain boundary moves towards the drain-channel junction. The results in Fig. 5 (b) demonstrate that as long as the grain boundary is located within left half of the channel but away from the source-channel junction, a high ON-state to OFF-state current can be realized while keeping the average subthreshold swing (SS) well below the 60 mV/decade limit. This makes the single grain boundary dopingless PNPN TFET a device that should be investigated further as a potential future replacement for the conventional TFT. 
V. CONCLUSION
In summary, we have proposed a single grain boundary dopingless PNPN TFET using the charge-plasma concept and have studied the effect of the single grain boundary position on its performance. We demonstrate that when the single grain boundary is present in the channel on the source side but away from the source-channel junction, the single grain boundary dopingless PNPN TFET exhibits a high ON-state current as well as a low OFF-state current while maintaining a sub-60mV/decade average subthreshold swing. We explained the reasons for this behavior using the energy band profiles and by varying the position of the grain boundary in the channel. Our method not only describes the likelihood of fabricating single grain boundary dopingless TFETs on glass substrates with a low thermal budget but also positions the proposed structure as a favorable contender to the conventional thin film transistors used widely in today's display and memory technology. Our results may provide the incentive for the experimental exploration of the single grain boundary dopingless PNPN TFET to understand and overcome the process complexities involved in fabricating a dual material gate metal and dual gate oxide.
